# **RESISTIVE MEMORY DEVICES**

Jayant Thatte

### Indian Institute of Technology Madras

**INDO-GERMAN WINTER ACADEMY 2012** 

JAYANT THATTE, IIT MADRAS

#### **OUTLINE**

### Outline

#### Existing Memory Technology

- Flash Memory, SRAM, DRAM
  - Working Principle, Advantages and Disadvantages

#### Need for New Technology

#### Next Generation Memory Devices

- Commercially Available: MRAM, PCRAM, CBRAM, FeRAM
  - Working Principle, Advantages and Disadvantages
- Infant memories: STT-RAM, SONOS, Millipede, NRAM
  - Working Principle, Advantages and Disadvantages


#### Comparison

Current state of the new technology memory devices

Acknowledgements and References

# Flash Memory: Working Principle

- Floating gate
  - No charge => 1
  - Trapped Electrons => 0
- Read: V<sub>T</sub> of the transistor increases due to trapped electrons



- $V_{T0} < WL < V_{T1}$ ; pre-charge BL; binary o/p (sense amplifier)
- Write: Electrons can tunnel across the oxide under high voltage (Hot electron injection)
- Large voltage is applied to gate (WL), BL is pulled high Program/Erase depending on polarity of gate voltage

#### Advantages

- Non-volatile
- High density: Stacked memory, Multi-level cells

#### Disadvantages


- Block erase and re-write: lacks  $0 \rightarrow 1$  bit-wise alterability
  - Solution: Flash type file systems
- Memory wear: finite number of P/E cycles
  - Solution: Writes with dynamic remapping, level wear algorithms
- Read disturb
  - Solution: Periodic re-write after fixed number of reads
- Slow writes (Charge pump takes time to build up charge)
- High write power
- Write Amplification

### SRAM: Working Principle

- Data is stored on mutually reinforcing inverters
- Read: WL is driven high BL pre-charged and then connected to Sense Amplifier
- Write: Bit lines are connected to strong drivers and then WL is driven high



- 1T, 3T SRAM Not really static Pseudo DRAM (Require refresh)
- 4T SRAM Static power dissipation



### Advantages


- Very fast (used as cache memory)
- Data refresh is not required
- Low power consumption
- Memory wear does not occur
- Low operating voltages

#### Disadvantages

- Volatile
- Not compact (6T, 8T, 10T, 12T cells)
- Costly

### **DRAM: Working Principle**

- Data is stored as charge on a storage capacitor
- Read: BL is pre-charged WL is set to 1.
- The capacitor does/doesn't discharge the bit line depending on the capacitor state.
- Read operation is destructive
- Write: Bit line is driven to required logic level, then WL = 1
- 3T DRAM Reads are not destructive, more chip area



#### Advantages

- Very compact (1T-1C)
- Simple structure
- Cheap (used in main memory in computers)

### Disadvantages


- Volatile
- Data needs to be refreshed periodically
- Destructive Reads (solved by use of sense amplifier)
- High power consumption while idling
- As the cell size decreases, the refresh rate required for reliable memory operation increases

### Need for New Memory Technology


- The new memory should aim at combining the advantages of various existing memories into a single memory
- Requirements for a memory to act as "Universal Memory"
  - Fast read, write (low latency)
  - Low read, write power and zero idling power
  - Non-volatility
  - Refresh should not be required
  - Compact, simple structure
  - Cheap
  - Reliable operation even at high temperatures

# **Conventional MRAM: Working**

Two thin ferromagnetic, conducting films with a non-magnetic, conducting spacer



$$GMR(\%) = \frac{\Delta R}{R_{\uparrow\uparrow}} = \frac{R_{\uparrow\downarrow} - R_{\uparrow\uparrow}}{R_{\uparrow\uparrow}}$$




Albert Fert and Peter Grünberg (1988)

10-80% decrease in electrical resistance

### **Working Principle**

- Tunnel MagnetoResistance: Extension of GMR concept
  - Spacer: Thin insulating tunnel barrier (rather than non-ferromagnet)
  - Much larger MR value (up to 10 times GMR at room temperature)
- Ferromagnets have spin dependent densities of states
- Spin of electrons is conserved during tunneling
- Tunnelling of spin up / spin down electrons are independent processes
- Electrons in a spin state in the first ferromagnetic film are accepted by unfilled states for the same spin in the next film
- This gives rise to spin dependent resistance for electrons flowing through a ferromagnet

# Working Principle: Spin Valve GMR




Hard layer: magnetization is fixed.

**Soft layer**: magnetization is free to rotate.

Spacer material Cu (copper) and ferromagnetic layers NiFe (perm alloy)

Effective resistance is much lower in the parallel case since electrons with parallel spin can tunnel very easily


### **Working Principle**



- Bottom layer: Fixed or pinned layer
  - Inter-layer exchange coupling between ferromagnetic and anti-ferromagnet.
- The equivalent circuit is MTJ is series with a transistor


### Read / Write process

- Read: Resistance measurement.
  - The transistor is turned ON
  - Sense current is passed through the cell to ground
- Write Process:



Transistor is "OFF" and current is passed through the write lines, an induced magnetic field is created at the junction, which alters the polarity of the free layer.

### Writing process



In order to change the polarity of the free layer, both fields are necessary.

Only the bit in which current is applied in both hard and easy axis will be written. The other bits will remain half-select.

#### Advantages


- Non-volatile
- No refresh needed
- Small cell size
- High speed read / write
- Simple architecture
- Memory wear does not occur

#### Disadvantages

- Half select (write disturb) problem
- Scalability issue
- High write power
- Need for a new technology fab

### Spin Torque Transfer MRAM: Working

• STT (Spin Torque Transfer) RAM is a next generation MRAM



- STT-RAM uses current flow of spin-coherent electrons to switch the state of the ferromagnet
- Polarised current is achieved using Nano magnets


- Advantages
  - Non-volatile
  - No refresh needed
  - Small cell size
  - High speed read / write
  - Simple architecture
  - Memory wear does not occur

- Removes disadvantages of conventional MRAM
  - Half select problem solved
  - Scalability issue solved
  - Write power about same as read power

- Disadvantages
  - Need for a modern, new technology fab
  - Still has challenges in terms of materials used

### Phase Change Memory: Working


- Material: Chalcogenide glass (CG)
  - Usually alloy of Ge, Se, Te in ratio 2:2:5
- Dramatic change in electrical resistance with change in physical state
  - Crystalline (1): Low resistance state
  - Amorphous (0): High resistance state
- Recent memories allow 2 bits of storage per cell:
  - Crystalline (11), Mostly crystalline (10)
  - Mostly amorphous (01), Amorphous (00)



Bit Line

# Reading / Writing

- Read: Simple resistance measurement
- Write:
- 0: CG is heated to high temperature (600<sup>0</sup>C) and cooled rapidly to get amorphous state
- 1: CG is heated above the crystallisation point but below the melting point giving crystalline CG
  - High temperature for quick crystallisation
  - Temperature below melting point to avoid amorphous state CG



### Advantages


- Very high speed
- Non-volatile

### Disadvantages

- Needs high quality material
- High power consumption
- Temperature sensitive operation
  - device heat-up issue
  - Current leakage through dielectric at high temperature
- Slow cell degradation

### Conduction Bridge RAM (CBRAM/PMC)

- Two Electrodes
  - Electrochemically active (Ag, Cu etc.)
  - Relatively inert (W)
- Writing: Positive bias to active electrode
  - Continuous nanowire
  - Deposition Islands
- Erasing: Negative bias to active electrode
- Reading: Resistance measurement



- Advantages
  - Non-volatile
  - Low read / write power
  - High speed
  - Simple structure
  - Easily scalable


- Challenge
  - The material needs to withstand high temperature to be processed in standard CMOS fabs

### FeRAM: Working

- Similar to DRAM (1T-1C)
- Ferroelectric instead of dielectric
- Data is stored as polarity of residual dipole


Bit stored as electric field Gate


http://www.spectrum.ieee.org/images/jul08/images/umix01.jpg



# Read / Write


- Write: Similar to DRAM
  - Voltage of appropriate polarity is applied to capacitor plates
- Read: Destructive
  - Voltage of known polarity is applied to the capacitor plates
  - Data is interpreted from presence / absence of current spike






### SONOS


- SONOS: Similar to flash
- Floating poly-S is replaced by nitride
- Disadvantages
  - Electrons get strongly trapped in ONO layer
- Advantages
  - Better interface
  - Nitride is non-conducting leading to better resistance to shorting faults in the oxide
  - Hence, inferior quality oxide acceptable
  - Less number of oxide fabrication steps
  - Less insulation implies more compact
  - Much lower write voltage, no charge pump
  - Faster writes, no write disturb
  - Longer cell life






# Millipede: Working

- Data is stored as pits on a thin polymer
- Write: MEMs probe
  - Heat the probe tip above glass transition temperature (GTT) (acrylic glass: 400°C)
  - Dent for 1, pull out for 0 (surface tension)
- Read: Resistance change
  - Heat the probe tip below GTT
  - Rate of cooling depends on data stored
  - Probe has temperature dependent resistance



- Disadvantages
  - High r/w power
- Advantages
  - Very high density
  - Simple structure
  - Parallel r/w
    - Multiple heads
    - High r/w speed




OFF('0')

ON ( '1' )

### Nano RAM (Nantero)

- Read: Resistance Measurement Write:
  - 0 → 1: Electrostatic attraction Van der Waal's force (E<sub>a</sub> = 5eV)
  - 1 → 0: Phonon driven Young's Modulus (E<sub>a</sub> >> 5eV)
- Advantages
  - Dense, easily scalable
  - Non-volatile, no refresh
  - low r/w power
  - Fast r/w
  - Good resistance to external interference





### Memristor

- Fourth basic element  $M(Q) = \frac{d\phi_m}{dQ}$
- $V = \frac{d\phi_m}{dt}$  and  $I = \frac{dQ}{dt} \implies V = M(q)$ . I
- Resistance depends on charge that has flowed through
- Titanium Titanium Dioxide Platinum cell (HP)
  - Movement of oxygen vacancies under applied electric field
- Silicon dioxide based ReRAM (University College of London)
  - Formation of silicon filaments due to applied electric field [1]
- Advantages
  - Lower read/write energy and faster than Flash, non-volatile
- Still in experimental phase

#### **COMPARISON**

Memory	Read Access	Write Access	Data	Cell		Read	Write	Write	R/W
Туре	Time	Time	Retention	Area	Scalability	Voltage	Voltage	Energy	Cycles
NAND Flash	110ns / 30ns	2 ms / 0.3ms	>10 years	4	18 nm	2V	15V	10 fJ/bit	1.E+05
NOR Flash	10ns	1 µs / 10 ms	>10 years	10	18 nm	2V	12V	10 fJ/bit	1.E+05
SRAM	0.4ns	0.4ns	ON	120	13 nm	1.1V	1.1V	0.7 fJ/bit	1.E+16
DRAM	30ns	30ns	64ms	6	15-20 nm	2V	2V	5 fJ/bit	1.E+16
MRAM	20 ns	20 ns	>10 years	15-20	90 nm	1.5V	1.5V	70 pJ/bit	1.E+16
PCRAM	60ns	50ns	>10 years	5	18 nm	3V	3V	5 pJ/bit	1.E+08
FeRAM	45ns	10ns	>10 years	20-25	65nm	1-3V	1-3V	30 fJ/bit	1.E+14
NAND SONOS	*	100-150 ns	>10 years	4	18 nm	2V	5-8V	3-5 fJ/bit	1.E+09
NOR SONOS	*	50 ns	>10 years	10	18nm	2V	5-8V	3-5 fJ/bit	1.E+09
STTRAM	20ns	20ns	>20 years	10	50 nm	0.7V	1V	4 fJ/bit	1.E+12
STTRAM	20ns	20ns	>20 years	6	7-10 nm	<0.5V	1V	0.1 pJ/bit	1.E+16
CBRAM	100ns	50ns	>10 years	(1.4)	180nm	1.6V	1.6V	NA	1.E+06
CBRAM	10ns	10ns	>10 years	(1.4)	10nm	0.5V	0.5V	(0.1 fJ/bit)	1.E+16
NRAM	3 ns	3 ns	~days	10	<65 nm	1.5V	1.5V	NA	1.E+12
NRAM	3 ns	3 ns	>10 years	5	5-10 nm	0.7V	1.5V	NA	1.E+16
Millipede	0.1-1 ms **	0.1-1ms **	>10 years	4	10 nm	NA	NA	NA	1.E+05
Millipede	0.1-1 ms **	0.1-1ms **	>10 years	4	NA	NA	NA	NA	NA

\*Similar to flash; \*\*Inadequate data; Red - Projected

[2], [3], [5] to [8], [10] to [15]

**INDO-GERMAN WINTER ACADEMY 2012** 

JAYANT THATTE, IIT MADRAS

### **Current Status...**

- Conventional MRAM
  - In production, size 64Mb or less
- STT-RAM
  - Prototype phase, size 2Mb or less
- Phase Change Memory
  - February 2012: Samsung presented 20nm 1.8V 8Gb PRAM [16]
  - July 2012: Micron announced availability of Phase-Change Memory for mobile devices - the first PRAM solution in volume production [17]
- Conductive Bridge RAM/Program Metallization Cell
  - Experimental stages
- FeRAM
  - FeRAMs are produced in line widths of 350 nm at Fujitsu and 130 nm at Texas Instruments (2007)

### ...Current Status

- SONOS
  - Philips is one of the groups working on SONOS devices, [18] and have produced small 26-bit demonstrators with excellent lifetimes at a 120 nm line width
- Millipede
  - Experimental stage
- Nano RAM (NRAM)
  - Nano-RAM is a proprietary computer memory technology from the company Nantero
  - Second generation of NRAM is currently in production
- Due to heavy investments in Flash and other types of conventional memories (including specially designed fabs), new technologies memories have not been able to replace the conventional ones, so far.

### Acknowledgements

- Sincere thanks to Indo-German Winter Academy organisers for the stimulating opportunity
- Special thanks to Prof. Nandita Dasgupta, IIT Madras for mentoring the work
- And To the audience for bearing with me through the duration of the talk



### References

- 1. <u>http://www.ucl.ac.uk/news/news-articles/May2012/120518-new-silicon-memory-</u> <u>chip</u>
- 2. Micron NAND Flash Memory datasheets
  - 1. MT29F2G08AACWP, MT29F4G08BACWP, MT29F8G08FACWP
  - 2. MT29F2G08AACWP, MT29F4G08BACWP, MT29F8G08FACWP
  - 3. MT28F128J3, MT28F640J3, MT28F320J3
- 3. <u>http://www.eetimes.com/design/automotive-design/4005699/Under-the-Hood-</u> <u>Next-steps-in-NAND-flash-evolution</u>
- 4. SRAM Technology Integrated Circuit Engineering Corporation *smithsonianchips.si.edu/ice/cd/MEMORY97/SEC08.PDF*
- 5. The Enhanced Memory Systems SS2615 DDR ESRAM datasheet
- 6. DRAM datasheets
  - 1. Micron SDRAM: MT48LC128M4A2, MT48LC64M8A2, MT48LC32M16A2
  - 2. Austin Semiconductor, Inc.: AS4LC4M16
  - 3. Eorex: EM484M3244VBD
- 7. <u>http://www.eetimes.com/design/memory-design/4005691/Under-the-Hood-DRAM-architectures-8F2-vs-6F2</u>
- 8. MRAM datasheet:
  - 1. Everspin Technologies: MR2A16A
  - 2. Freescale Semiconductor: MR2A16A

#### REFERENCES

- 8. Assessment of the Potential & Maturity of Selected Emerging Research Memory Technologies, Workshop & ERD/ERM Working Group Meeting (April 6-7, 2010), Jim Hutchby & Mike Garner, July 23, 2010
- 9. Spin-Transfer Torque MRAM (STT-MRAM): Challenges and Prospects, Yiming Huai, Co-founder, Grandis, Inc., 1123 Cadillac Court, Milpitas, CA 95035, USA
- *Non-volatile magnetic random access memories* (MRAM), R.C. Sousa, I.L. Prejbeanu, Spintec (URA 2512 CEA/CNRS), 17 rue des Martyrs, 38 054 Grenoble, France
- 11. <u>http://www.eetimes.com/electronics-news/4208795/Memory-startup-readies-</u> <u>conductive-bridging-RAM-semiconductor</u>
- 12. <u>http://www.mram-info.com/updates-spingate-working-4gbit-ps-mram-chip-design</u>
- *13.* <u>http://www.eetimes.com/electronics-news/4217302/Adesto-ramps-CBRAM-with-</u><u>Altis</u>
- *14. <u>http://www.eetimes.com/electronics-news/4209298/Adesto-buys-CBRAM-IP-from-</u> <u>Qimonda-semiconductor</u>*
- 15. International Technology Roadmap for Semiconductors 2018
- 16. IEEE International Solid-State Circuits Conference, <u>http://www.miracd.com/ISSCC2012/WebAP/PDF/AP\_Full.pdf</u>
- 17. Micron release, <u>http://investors.micron.com/releasedetail.cfm?ReleaseID=692563</u>
- 18. Philips release, <u>http://www.research.philips.com/technologies/ics/nvmemories/index.html</u>